Rcomp-kaniw - Revision history

606095237038735381 at 18:08, 11 December 2023

2023-12-11T18:08:01Z

← Older revision		Revision as of 20:08, 11 December 2023
Line 1:		Line 1:
	== About ==		== About ==

	Rcomp-kaniw is a 4-bit redstone computer project in the town of [Aurora:Kaniw\|Kaniw], in central Ukraine.		Rcomp-kaniw is a 4-bit redstone computer project in the town of [[Aurora:Kaniw\|Kaniw]], in central Ukraine.

	Note: When ticks are mentioned in this thread, it reffers to redstone ticks per second, which is the total tps / 2. Average servers have a 10 redstone tick per seconds, but EMC has about 5-7.		Note: When ticks are mentioned in this thread, it reffers to redstone ticks per second, which is the total tps / 2. Average servers have a 10 redstone tick per seconds, but EMC has about 5-7.

606095237038735381 at 18:03, 11 December 2023

2023-12-11T18:03:35Z

← Older revision		Revision as of 20:03, 11 December 2023
Line 37:		Line 37:

	'''Instruction ROM (IROM)''': Read only memory, holds upto 32 lines of instructions		'''Instruction ROM (IROM)''': Read only memory, holds upto 32 lines of instructions

			== Instruction list (4 bit) ==

			Instruction Name: address, arguements , Description


			'''NON''': 0, no arguements, "Does nothing"

			'''READ''': 1, (arg1: memAddress [4bit], arg2: bus [1bit]), "Reads from memAddress and loads the data into PBUS if arg2 is 0, else loads into SBUS"

			'''WRITE''': 2, (arg1: memAddress [4bit], arg2: bus [2bit]), "Writes to memAddress from bus, 00: PBUS, 01: SBUS, 10: EBUS, 11: IBUS"

			'''ADD''': 3, (arg1: fromMemAddress [4bit], arg2: fromMemAddress [4bit]), "Performs ADD operation on values stored in MEM, with arg1 and arg2 being their addresses"

			'''SUB''': 4, (arg1: fromMemAddress [4bit], arg2: fromMemAddress [4bit]), "Performs SUB operation on values stored in MEM, with ang1 and arg2 being their addresses"

			'''MUL''': 5, (arg1: fromMemAddress [4bit], arg2: fromMemAddress[4bit]), "Performs MUL operation on values stored in MEM, with arg1 and arg2 being their addresses. THE OUTPUT OF THIS IS SPLIT INTO TWO BUSES, PBUS or bits 0-3 and EBUS for bits 4-7"

			'''BOR''': 6, (arg1: fromMemAddress [4bit], arg2: fromMemAddress[4bit]), "Performs bitwise OR operation on values stored in MEM, with ang1 and arg2 being their addresses"

			'''BAND''': 7, (arg1: fromMemAddress [4bit], arg2: fromMemAddress[4bit]), "Performs bitwise AND operation on values stored in MEM, with ang1 and arg2 being their addresses"

			'''BXOR''': 8, (arg1: fromMemAddress [4bit], arg2: fromMemAddress[4bit]), "Performs bitwise XOR operation on values stored in MEM, with ang1 and arg2 being their addresses"

			'''BNOT''': 9, (arg1: fromMemAddress [4bit]), "Performs bitwise NOT operation on values stored in MEM, with ang1 being the address"

			'''JMP''': A, (arg1: line [5bit]), "Unconditionally jumps to the line given"

			'''JMPIF''': B, (arg1: line [5bit], arg2: compare [2bit]), "Jumps to line IF CBUS @ arg2 is TRUE"

			'''JMPIFNOT''': C, (arg1: line [5bit], arg2: compare[2bit]), "Jumps to line IF CBUS @ arg2 is FALSE"

			'''SWAPBUS''': D: no arguements, "Swaps the data in PBUS and SBUS"

			'''HALT''': E: no arguements, "Unconditionally halts the program"


			== Stakeholders ==

			[[File:Doytschreal2.png]] [[DoytschReal\|doytschReal]]

			Contributes: design, resources, land (owns Kaniw)

			[[Kv4x\|kv4x]]

			Contributes: design

606095237038735381 at 17:40, 11 December 2023

2023-12-11T17:40:52Z

Show changes

606095237038735381 at 16:34, 3 December 2023

2023-12-03T16:34:35Z

← Older revision		Revision as of 18:34, 3 December 2023
Line 200:		Line 200:
	== Helpers ==		== Helpers ==

	[[File:Doytschreal2.png]] [[DoytschReal]]: Computer design, Computer construction, Area preperation/Escavation.		[[File:Doytschreal2.png]] [[DoytschReal\|doytschReal]]: Computer design, Computer construction, Area preperation/Escavation.


	== Sponsors ==		== Sponsors ==

	[[File:Doytschreal2.png]] [[DoytschReal]]: Resources & Components.		[[File:Doytschreal2.png]] [[DoytschReal\|doytschReal]]: Resources & Components.

606095237038735381 at 16:33, 3 December 2023

2023-12-03T16:33:21Z

← Older revision		Revision as of 18:33, 3 December 2023
Line 1:		Line 1:
	Rcomp-kaniw is a 4-bit computer project in the town of [[File:kaniw_flag.png\|10px]] [[Aurora:Kaniw\|Kaniw]], Ukraine. The machine has been allocated a 2x3 chunk area on the border with the neighbouring town of Cherkassy.		Rcomp-kaniw (Short for Redstone Computer of Kaniw) is a 4-bit computer project in the town of [[File:kaniw_flag.png\|10px]] [[Aurora:Kaniw\|Kaniw]], Ukraine. The machine has been allocated a 2x3 chunk area on the border with the neighbouring town of Cherkassy.


			== Target Specs ==

			'''rtps per function execute''': 5-10 (1-2s, with server usually being at 5 rtps)

	== Components ==		== Components ==
Line 143:		Line 148:
	==== REGULAR ====		==== REGULAR ====

	'''0X''': Runs the ALU function, where X is the hexidecimal of the ALU function index.		'''0XX''': Runs the ALU function, where X is the hexidecimal of the ALU function index.

	'''1X''': Runs the RAM function, where X is the hexidecimal of the RAM function index.		'''1XX''': Runs the RAM function, where X is the hexidecimal of the RAM function index.

	'''2-''': Does nothing in this clock cycle, practically acts as a wait/sleep.		'''2--''': Does nothing in this clock cycle, practically acts as a wait/sleep.

	'''3XX''': Jumps to the instruction at address XX		'''3XX''': Jumps to the instruction at address XX
Line 157:		Line 162:
	==== COMPARASON ====		==== COMPARASON ====

	'''7X''': Sets condition bus to True if Register A (index: last 2 bits of X) > Register B (index: first 2 bits of X)		'''7X1''': Sets condition bus to True if Register A (index: last 2 bits of X) > Register B (index: first 2 bits of X)

			'''7X2''': Sets condition bus to True if Register A (index: last 2 bits of X) < Register B (index: first 2 bits of X)

			'''7X3''': Sets condition bus to True if Register A (index: last 2 bits of X) == Register B (index: first 2 bits of X)

			==== PROGRAM STATE ====

	'''8X''': ~~Sets condition bus to True if Register A (index: last 2 bits of X) < Register B (index: first 2 bits of X)~~		'''80-''': Halts the program indefinetely

	'''9X''': ~~Sets condition bus to True if Register A~~ (~~index: last 2 bits of X) == Register B (index: first 2 bits of X~~)		'''81-''': Starts the program (this is fired externally, from USERINPUT)

	~~==== PROGRAM STATUS ====~~		'''81X''': Halts if A > B (A is the first 2 bits of X), (B is the last 2 bits of X)

	'''A-''': Halts the ~~program~~		'''82X''': Halts if A < B (A is the first 2 bits of X), (B is the last 2 bits of X)

	'''B-''': ~~Starts~~ the ~~program~~ (~~this~~ is ~~fired externally, from USERINPUT~~)		'''83X''': Halfs if A == B (A is the first 2 bits of X), (B is the last 2 bits of X)

	==== CANVAS ====		==== CANVAS ====

	'''C-''': ~~Toggles~~ pixel @ index (~~index: read from Register 1~~)		'''9X- (x: 0-3)''': Selects an index of a pixel to modify, X being the address where the index is stored (between 0-3)

	'''D-''': ~~Toggles pixel~~ @ index ~~(index: read from Register 2)~~		'''94-''': Turns the lamp @ index on.

	'''E-''': ~~Toggles pixel~~ @ index ~~(index: read from Register 3)~~		'''95-''': Turns the lamp @ index off.

	'''F-''': ~~Toggles pixel @ index (index: read from Register 4)~~		'''96-''': Fetches the state of the lamp, which goes to condition bus.

	== Other Info ==		== Other Info ==

606095237038735381 at 13:40, 3 December 2023

2023-12-03T13:40:04Z

← Older revision		Revision as of 15:40, 3 December 2023
Line 1:		Line 1:
	Rcomp-kaniw is a 4-bit computer project in the town of [[File:kaniw_flag\|10px]] [[Aurora:Kaniw\|Kaniw]], Ukraine. The machine has been allocated a 2x3 chunk area on the border with the neighbouring town of Cherkassy.		Rcomp-kaniw is a 4-bit computer project in the town of [[File:kaniw_flag.png\|10px]] [[Aurora:Kaniw\|Kaniw]], Ukraine. The machine has been allocated a 2x3 chunk area on the border with the neighbouring town of Cherkassy.

	== Components ==		== Components ==

606095237038735381 at 13:39, 3 December 2023

2023-12-03T13:39:35Z

← Older revision		Revision as of 15:39, 3 December 2023
Line 1:		Line 1:
	Rcomp-kaniw is a 4-bit computer project in the town of [[~~Kaniw~~:Aurora\|Kaniw]], Ukraine. The machine has been allocated a 2x3 chunk area.		Rcomp-kaniw is a 4-bit computer project in the town of [[File:kaniw_flag\|10px]] [[Aurora:Kaniw\|Kaniw]], Ukraine. The machine has been allocated a 2x3 chunk area on the border with the neighbouring town of Cherkassy.

	== Components ==		== Components ==
Line 32:		Line 32:

	Reads from: Adder 1, Adder 2, Multiplier, 3-function Bitwise		Reads from: Adder 1, Adder 2, Multiplier, 3-function Bitwise

			==== condition bus

			Purpose: Holds a 1 bit value if the previous condition operation was true (==, <, >)

			Leads to: Program counter (not written)

			Reads from: Comparator

	=== Arithmetic ===		=== Arithmetic ===
Line 41:		Line 49:
	'''Multiplier''': (standard design, 4-bit)		'''Multiplier''': (standard design, 4-bit)

	'''3-function Bitwise''': (XOR~~, OR & AND merger~~, 4-bit)		'''3-function Bitwise''': (MUX + AND + OR + XOR gates, 4-bit)

	=== Storage ===		=== Storage ===

606095237038735381 at 13:14, 3 December 2023

2023-12-03T13:14:28Z

← Older revision		Revision as of 15:14, 3 December 2023
Line 1:		Line 1:
	Rcomp-kaniw is a 4-bit computer project in the town of [[Kaniw]], Ukraine. The machine has been allocated a 2x3 chunk area.		Rcomp-kaniw is a 4-bit computer project in the town of [[Kaniw:Aurora\|Kaniw]], Ukraine. The machine has been allocated a 2x3 chunk area.

	== Components ==		== Components ==
Line 171:		Line 171:
	'''F-''': Toggles pixel @ index (index: read from Register 4)		'''F-''': Toggles pixel @ index (index: read from Register 4)

			== Other Info ==

			When Adder 1 or Adder 2 perform the negation operation, The range of values that a single hexidecimal value can represent shifts from 0 to 15 to -8 to 7, making bit 3 worth -8 and not 8. If bit 3 is still represented as 8, then the negation operation would simply not be true.

			Carry-Outs from Adder1 & Adder2 are ignored, as a 5-bit output can't be loaded on a 4-bit bus.

			Multipliers can be toggled to either output their first 4 bits, or last 4 bits.

	== Helpers ==		== Helpers ==

	[[File:Doytschreal2.png]] [[DoytschReal]]: ~~resources~~, ~~design~~, ~~area~~		[[File:Doytschreal2.png]] [[DoytschReal]]: Computer design, Computer construction, Area preperation/Escavation.


	== Sponsors ==		== Sponsors ==

	[[File:Doytschreal2.png]] [[DoytschReal]]		[[File:Doytschreal2.png]] [[DoytschReal]]: Resources & Components.

606095237038735381 at 00:46, 3 December 2023

2023-12-03T00:46:05Z

@@ Line 1: / Line 1: @@
 Rcomp-kaniw is a 4-bit computer project in the town of [[Kaniw]], Ukraine. The machine has been allocated a 2x3 chunk area.
 == Functions ==
@@ Line 86: / Line 146: @@
 '''6XX''': Jumps to the instruction if the condition bus is False.
 '''7X''': Sets condition bus to True if Register A (index: last 2 bits of X) > Register B (index: first 2 bits of X)
@@ Line 92: / Line 154: @@
 '''9X''': Sets condition bus to True if Register A (index: last 2 bits of X) == Register B (index: first 2 bits of X)
 '''A-''': Halts the program

606095237038735381 at 00:30, 3 December 2023

2023-12-03T00:30:04Z

← Older revision		Revision as of 02:30, 3 December 2023
Line 1:		Line 1:
	~~Rcomp-kaniw is a 4-bit computer project in the town of [[Kaniw]], Ukraine. The machine has been allocated a 2x3 chunk area.~~

	~~== Functions ==~~

	~~'''ALU FUNCTIONS'''~~

	~~''0'': Load DataBus 1 into Adder 1 as input A~~

	~~''1'': Load DataBus 2 into Adder 1 as input B~~

	~~''2'': Load DataBus 1 into Adder 2 as input A~~

	~~''3'': Load DataBus 2 into Adder 2 as input B~~

	~~''4'': Load DataBus 1 into Multiplier as input A~~

	~~''5'': Load DataBus 2 into Multiplier as input B~~

	~~''6'': Load DataBus 1 into Bitwise_Calculator as input A~~

	~~''7'': Load Databus 2 into Bitwise_Calculator as input B~~


	~~''8'': Run operation: Adder 1 (loads output into CalcBus 1)~~

	~~''9'': Run operation: Adder 2 (loads output into CalcBus 1)~~

	~~''A'': Run operation: Adder 1 as negative operation (loads output into CalcBus 1)~~

	~~''B'': Run operation: Adder 2 as negative operation (loads output into CalcBus 1)~~

	~~''C'': Run operation Multiplier (loads output into CalcBus 1)~~

	~~''D'': Run operation Bitwise_Calculator as & (and) operation (loads output into CalcBus 1)~~

	~~''E'': Run operation Bitwise_Calculator as ^ (xor) operation (loads output into CalcBus 1)~~

	~~''F'': Run operation Bitwise_Calculator as \| (or) operation (loads output into CalcBus 1)~~

	~~''' RAM FUNCTIONS'''~~

	~~''0'': Write USERINPUT on Register 1~~

	~~''1'': Write USERINPUT on Register 2~~

	~~''2'': Write USERINPUT on Register 3~~

	~~''3'': Write USERINPUT on Register 4~~

	~~''4'': Read Register 1 into DataBus 1~~

	~~''5'': Read Register 1 into DataBus 2~~

	~~''6'': Read Register 2 into DataBus 1~~

	~~''7'': Read Register 2 into DataBus 2~~

	~~''8'': Read Register 3 into DataBus 1~~

	~~''9'': Read Register 3 into DataBus 2~~

	~~''A'': Read Register 4 into DataBus 1~~

	~~''B'': Read Register 4 into DataBus 2~~

	~~''C'': Write CalcBus 1 on Register 1~~

	~~''D'': Write CalcBus 1 on Register 2~~
	Rcomp-kaniw is a 4-bit computer project in the town of [[Kaniw]], Ukraine. The machine has been allocated a 2x3 chunk area.		Rcomp-kaniw is a 4-bit computer project in the town of [[Kaniw]], Ukraine. The machine has been allocated a 2x3 chunk area.

Line 174:		Line 106:

	'''F-''': Toggles pixel @ index (index: read from Register 4)		'''F-''': Toggles pixel @ index (index: read from Register 4)


	~~== Helpers ==~~

	~~[[File:Doytschreal2.png]] [[DoytschReal]]: resources, design, area~~


	~~== Sponsors ==~~

	~~[[File:Doytschreal2.png]] [[DoytschReal]]~~

	~~''E'': Write CalcBus 1 on Register 3~~

	~~''F'': Write CalcBus 1 on Register 4~~